7-23-04; 4:07PM; ; 19496600809 # 4/ 9

Application No.:09/853,005

Docket No.: JCLA5312

<u>AMENDMENTS</u>

In the Claims:

Please amend the claims according to the following listing of claims and substitute it for

all prior versions and listings of claims in the application.

Claims 1-9 (canceled)

Claim 10 (currently amended) A method of synchronization data transmission between

cache memory inside a peripheral device interface control chip and external device that can be

applied to a computer system having a memory unit, at least one central processing unit, a control

chip, a peripheral device bus, a CPU bus and at least one peripheral device, wherein the control

chip includes a peripheral device interface controller and a data buffer and the central processing

unit uses a MOESI protocol, a memory data stream becomes a cache data stream when the

memory data stream within the memory is read into the central processing unit, and the memory

data stream becomes a buffer data stream when the memory data stream is read into the data

buffer, further comprising the steps wherein:

when the cache data stream is in a modified state and if the data buffer executes a read

operation from an address in memory that corresponds to the cache data stream, the peripheral

device interface controller inform the central processing unit to set the cache data stream into an

owner state; and

2

Application No.:09/853,005

Docket No.: JCLA5312

when the cache data stream is in an exclusive state and if the data buffer executes a read operation from the corresponding address, the peripheral device interface controller will inform the central processing unit to set the cache data stream into a shared state, wherein

the data buffer is set to an empty state on initialization;

when the peripheral device interface controller reads the buffer data stream into the data buffer according to the requirement of the particular peripheral device, a buffered data portion of the data buffer that includes the buffer data stream is set to a clean-unaccessed state;

when the buffered data portion is in a clean-unaccessed state and if the peripheral device interface controller detects from the CPU bus a write or a read operation using the corresponding address, the buffered data portion is set to a dirty-unaccessed state;

when the buffered data portion is in the clean-unaccessed state, if the peripheral device interface controller detects from the peripheral device bus a write operation using the corresponding address, the buffered data portion is set to a dirty-unaccessed state;

when the buffered data portion is in the clean-unaccessed state and if the particular peripheral device that demands the buffer data stream reads the buffer data stream from the buffered data portion, the buffered data portion is set to a clean-accessed state;

when the buffered data portion is in a dirty-unaccessed state and if the particular peripheral device that demands the buffer data stream reads the buffer data stream from the buffered data portion, the buffered data portion is set to an empty state;

7-23-04; 4:07PM; ; ;19496600809 # 6/

Application No.:09/853,005

Docket No.: JCLA5312

when the buffered data portion is in a clean-accessed state and if the peripheral device interface controller detects from the CPU bus a read or a write operation using the corresponding

address, the buffered data portion is set to an empty state; and

when the buffered data portion is in the clean-accessed state and if the peripheral device

interface controller detects from the peripheral device bus a write operation using the

corresponding address, the buffered data portion is set to an empty state.

Claims 11 (canceled)

Claim 12. (original) The data synchronization method of claim 10, wherein a probe-hit-

read signal is transmitted from the peripheral device interface controller to the central processing

unit when a buffer data stream is read from the peripheral device interface controller to the data

buffer.

Claim 13. (original) The data synchronization method of claim 12, wherein the probe-hit-

read signal further includes the corresponding addresses.

Claim 14. (original) A method of synchronization data transmission between cache

memory inside a peripheral device interface chip and external device that can be applied to a

computer system having a memory unit, at least one central processing unit, a control chip, a

peripheral device bus, a CPU bus and at least one peripheral device, wherein the control chip

includes a peripheral device interface controller and a data buffer, and a data stream becomes a

buffer data stream when the memory data stream inside the memory is read into the buffer data,

comprising the steps of:

4

Application No.:09/853,005

Docket No.: JCLA5312

setting the data buffer to an empty state on initialization;

settting the buffered data portion of the data buffer that includes the buffer data stream to a clean-unaccessed state when the peripheral device interface controller reads the buffer data stream into the data buffer according to the requirement of the particular peripheral device;

setting the buffered data portion to a dirty-unaccessed state if the peripheral device interface controller detects from the CPU bus a write or a read operation using the corresponding address when the buffered data portion is in a clean-unaccessed state;

setting the buffered data portion to a dirty-unaccessed state if the peripheral device interface controller detects from the peripheral device bus a write operation using the corresponding address when the buffered data portion is in the clean-unaccessed state;

setting the buffered data portion to a clean-accessed state if the particular peripheral device that demands the buffer data stream, reads the buffer data stream from the buffered data portion when the buffered data portion is in the clean-unaccessed state;

setting the buffered data portion to an empty state if the particular peripheral device that demands the buffer data stream, reads the buffer data stream from the buffered data portion when the buffered data portion is in a dirty-unaccessed state;

setting the buffered data portion to an empty state if the peripheral device interface controller detects from the CPU bus a read or a write operation using the corresponding address when the buffered data portion is in a clean-accessed state; and

7-23-04; 4:07PM; ;19496600809 # 8/ 9

Application No.:09/853,005

Docket No.: JCLA5312

setting the buffered data portion to an empty state if the peripheral device interface controller detects from the peripheral device bus a write operation using the corresponding address when the buffered data portion is in the clean-accessed state.

Claim 15. (original) The data synchronization method of claim 14, wherein a probe-hitread signal is transmitted from the peripheral device interface controller to the central processing unit when a buffer data stream is read from the peripheral device interface controller to the data buffer.

Claim 16. (original) The data synchronization method of claim 15, wherein the probe-hitread signal further includes the corresponding addresses.